

Appln No. 10/789,237

Amdt date August 11, 2005

Reply to Office action of May 13, 2005

**Amendments to the Specification:**

The paragraph on page 10, beginning at line 16, has been amended as follows:

The diode ring array 112 of FIG. 5A has been fabricated using the PHEMT technology where the minimum anode width  $W$  is 25  $\mu\text{m}$ . It can be seen in FIG. 5A [[5]] that each diode has one finger (i.e.,  $N = 1$ ) with an anode gate finger width  $W$ , which can be 25  $\mu\text{m}$ , for example. Since there are four diode rings 120 in the diode ring array 112, the total effective diode width  $W_{\text{eff}}$  for all anti-parallel diode rings connected between the connection point P and ground is:  $W_{\text{eff}} = R \times (2 \times N \times W) = 4 \times (2 \times 1 \times 25) \mu\text{m} = 200 \mu\text{m}$ . The effective diode size  $W_{\text{eff}}$  may of course be different in other embodiments, depending on the technology used, the number of diode rings, the width of each diode, and/or the like. In the parallel-connected diode ring array 112 of FIG. 4A, all diode rings are connected on one side to the connection point P. On the other side, the diode rings are electrically connected to via holes 128, which form the connection to ground.